Abstract-This work reporkthe development of design model for n-well guard rings in a CMOS process utilizing a low-doped epitaxial layer on a higbly doped substrate. The validity of the model has been judged.$y a wide range of experimental data measured from the fab6cated n-well guard ring structures with guard ring width as parameter. From the model developed, guideline has been drawn to minimize the guard ring width while critically suppressing the amount of electrons escaping from guard ring.
I. INTRODUCTION
INORITY-carrier well-type guard ring has long been M employed as one of the layout techniques in order to overcome the latch-up in CMOS circuits [l]. Such guard ring surrounds the parasitic emitter region to pre-collect the minority carriers injected into the substrate, and thus acts as the role of the pseudo collector. Especially for the CMOS process utilizing a low-doped epitaxial layer on a highly doped substrate, the potential of the minority-camer welltype guard rings can be fully realized [2] . Recently, a study of this guard ring efficiency by solving the two-dimensional carrier diffusion equation has been reported [3] . Further twodimensional numerical simulations of an n-well guard ring on p-epi/p+-substrate have revealed that the minority-camer current escaping from the guard ring is contributed by two components: 1) the minority carriers injected into a layer between the upper collecting plate and the bottom highbow junction reflecting plate; and 2) the minority carriers penetrating the highbow junction and spreading in the bulk [4] . The corresponding escape current components have been formulated analytically and have been verified by two-dimensional numerical simulations as well as by the experimental data [ 5 ] . However, the modeling of other currents such as that collected by guard ring itself, which is also of concern for practical design of guard ring, has not been established in [4] , [5]. In this paper we present the work of establishing experimentally the complete model expressions for n-well guard rings in a CMOS process utilizing a low-doped epitaxial layer on a highly doped substrate. Design guideline will be drawn from the model in order to minimize the guard ring width while the escape electron current is suppressed below the specified critical value for triggering the latch-up. of the n-well guard ring structure on the p-epi/p+-substrate where n+ emitter and inner and outer n-well collectors are shown.
11. EXPERIMENT Fig. 1 shows schematically an n-well guard ring structure on the p-epi/p+-substrate. The inner guard ring surrounds the parasitic n+ emitter and the outer guard ring surrounds the inner guard ring. The inner guard ring acts as a pseudo collector and the outer guard ring considerably represents the intemal circuitry. As the parasitic n+ emitter is forward biased, the electrons are injected into the substrate, some of which are pre-collected by the inner guard ring and constitute the collector current escaping from the inner guard ring, as collected by the outer guard ring, contribute to the collector current Ic2. The measured doping profile along the depth direction as illustrated it is needed to measure the data such as the currents Icl, Ir2,
and Ib as functions of both the forward bias vi, and the inner guard ring width W,.
The n-well guard ring structures with the inner guard ring width as parameter were fabricated by a 1.0 pm n-well standard CMOS process. The starting material was a 12 pm, 12 Rocm low-doped p-type epitaxial layer on a highly doped p-type substrate. The post-process vertical doping profile measured by using an auto-spreading resistance probe is shown in Fig. 2 . The four different inner guard ring widths of 6, 20, 40, and 60 pm have been considered. The other structure parameters are fixed: the distance between the II+ emitter and the inner guard ring is 7.5 pm: and the distance between the inner guard ring and the outer collector is 10 /Lm. Fig. 3 depicts the photograph of the pattems of these structures. The layouts from the left to the right represent the 6, 40, 60, and 20 pm wide guard ring structures. Note that the 60 pm layout case has four contact rings on the inner guard ring specially designed to monitor the three-dimensional potential distribution, which is not addressed in the present study: and any combination of these four contact rings does not at all affect the measurement results reported here. To establish the experimental data, the two n-well guard rings are biased at 5 V: the ri+ emitter is grounded; and the extemal base-to-emitter bias Vbe(ext) ranges widely from 0 to 3 V. The corresponding measurement results are shown in Fig. 4 and 5.
From the Gummel plot in Fig. 4 we can observe that the measured collector current I,, and base current Ib are considerably independent of the inner guard ring width. However, where a l , 122, and a3 are the coefficients to be determined empirically. Note that the expression (1) has taken into account both the low-and high-level injection conditions. The base current Ib follows the empirical formula [7] :
where & , , is the maximum current gain; and II, is the knee current of I c l , which is the comer point for current gain roll-off at high current level as usually defined in the Gummel-Poon model [7] . Note that the Vb, in (1) is the intrinsic forward bias of the base-to-emitter junction, i.e., A. The corresponding calculated results using (1) and (2) are demonstrated in Fig. 4 . From Fig. 4 it can be observed that the calculated results agree closely with the experimental data. Both (1) and (2) are essential for determination of the intrinsic forward bias Vb, in order to evaluate the escape electron collection current IC, as demonstrated below.
According to the work [4] , [ 5 ] , the escape electron collection current Ir2 is made up of two components: 1) the component Iepl due to electrons injected into the quasi-neutral epitaxial layer between the upper collecting plate and the bottom reflecting plate; and 2) the component Isub due to electrons penetrating the highpow junction and spreading in the bulk. These two components can be modeled explicitly by [ 5 ] :
a, Rb = 60 (3) and where both Ietfl (Vile) and I e~2 ( Vbe) are the pre-exponential factors depending on the intrinsic base-to-emitter bias; and Letfl(= 2(Xepi -X j d ) /~) and L e~2 are two coefficients to be determined. Xel,; represents the effective epitaxial layer thickness and X,, represents the distance from the surface to the bottom junction depletion layer edge as depicted in Fig. 2 . Since there is a considerable thickness for the quasineutral epitaxial layer as can be observed in Fig. 2 , we have relationship. The validity of this parameter extraction process will be judged later. 
IV. DESIGN GUIDELINE
Here we demonstrate the application of the above model expressions in order to establish the design guideline for nwell guard rings in a given epi CMOS process. One such guideline in terms of guard ring width versus extemal baseemitter bias with the specified escape collection current as parameter is plotted in Fig. 8 . This figure has been established by employing (7), as given the values of both the IV, and the specified Icz, to find the corresponding value of the intrinsic bias Vbe. Then the currents 1,1 and Ib have been calculated using (1) and (2), respectively, in order to yield the associated resistance potential drops, and thus the corresponding external bias Vb,,,,,, has been obtained. Also shown in Fig. 8 are some experimental data from Fig. 5 . From Fig. 8 it can be observed that the calculated results agree closely with the experimental data, which confirms the validity of the design guideline.
If we consider the Ic2 value labeled in Fig. 8 as the critical current for triggering the latch-up, it can be drawn from Fig.  8 that as the critical current value for triggering the latch-up decreases, the n-well guard ring width needed for latch-up suppression must be increased. For example, latch-up free design with W, = 5 pm can be obtained with the allowable external base-emitter bias of less than 2.0 V if the triggering current Ic2 for the internal circuitry is 1 mA; however, if the triggering current Ic.2 is lowered for poor layout design in the internal circuitry, the corresponding extemal base-emitter bias should be respecified by a relatively small value. Note that based on the above design guideline, a 6 pm n-well guard ring width has yielded the results: I, 2 100 mA for Ic2 10 mA, which meet the specification of 1, 2 100 mA as usually considered as a measure of evaluating the immunity against the latch-up in the input/output pad of a CMOS chip. Therefore a 6 pm wide n-well guard ring based on the epi CMOS process as described above is enough to completely eliminate the latch-up due to the action of an iif emitter in the substrate.
Obviously, the above empirically based analytical escape current model is able to be extended appropriately to the cases of different structural parameters such as epitaxial layer thickness, well junction depth, and guard ring width, by simply recalculating the exponential terms in (7) without any further fitting process. Moreover, the other detailed experimental results [8] have exhibited that the escape current I,* is essentially independent of not only the distance between the inner guard ring and the outer collector but also the distance between the n+ emitter and the inner guard ring. Therefore l h 1 0 the our design guideline can offer the ability of accurately specifying both the triggering currents characterizing the latchup susceptibility of the intemal circuitry and the extemal forward bias value in order to design an appropriate n-well guard ring width.
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V. CONCLUSION
The complete model expressions conceming the design of n-well guard rings in a given epitaxial CMOS process have been established and have been judged experimentally. Design guideline has been drawn from the model and has been addressed. Based on our design guideline, not only the triggering currents characterizing the latch-up susceptibility of the intemal circuitry but also the extemal forward bias applied have been specified in order to maintain a small value of n-well guard ring width.
